Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello, everyone.
I am now trying to design a GPS module with Brevis SMD Antenna. So I designed a Coplanar waveguide for the connection between GPS and Antenna. But in the antenna datasheet, it says the antenna requires some matching circuit. So I am not sure whether I should put both the...
Re: Phase lock loop problem
yes, there are three Phase Detector in 4046, and I used PC 1. The phase difference between the input signal and reference signal is 90 deg at the center frequency. But if I change the input frequency, the reference freqeucy change accordingly, only the phase is not...
Phase lock loop problem
Hi, every one,
I designed one PLL with 4046, the VCO is set at 8MHz with a exter divider of 1024, and the filter is a simple lead-lag filter.
Now the problem is the frequecy is locked well, but the phase between the SIG and COMP In changes when I change the input...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
