Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by CambridgeLv

  1. C

    What is the difference between CPP and CRP?

    Considering the foundry manufacture, we introduce the OCV to timing analysis. But the derates were added to every cell in clock path, even from the clock source to last common point. As we know, one specific cell will only perform one actual delay, so these detates are unnecessary pessimism...
  2. C

    What's the format of Conformal LEC set_analyze_option -mapping_file file?

    I want to use LEC to compare the Frontend netlist with the PR netlist, need to add some user mapping. add_mapped_points one by one is too slow. I found the command set_analyze_option -mapping_file <file>, but I don't know the file format. Can someone help me? Thanks a lot!
  3. C

    Results for hierarchical LVS

    No matter the subckts in your spice or cdl file whatever, or the cells in your gds, the same cell, subckt only exist once, they will be instantiated one or more times to build your top design. Then the tool check each circuit unit only one time.
  4. C

    DRC rules for Double Pattern Test

    As you know, foundry use 2 masks successively to make one layer on chip, so each metal will have 'perfect direction', same masks with large space compared with different masks with small space, of course some forbidden space and width. For more details, you can check foundry design rules.
  5. C

    How to set_multicycle_path for latch in sta

    I think there isn't matching problem, I have use this command many times for dff(edge-sensitive) with no problems. This is first time I use this command for latch (level-sensitive). Checking the Primetime guide, it says latch/D should be set in '-from' list, but it still doesn't work. I have no...
  6. C

    How to set_multicycle_path for latch in sta

    Different latch, sorry for making you confused.
  7. C

    How to set_multicycle_path for latch in sta

    After set_multicycle_path 2 -setup -from ... -to ... , it will return '1' which means success, but when report_timing of the 2 points, it still check timing in one cycle
  8. C

    How to set_multicycle_path for latch in sta

    set_multicycle_path -from latch/D -to latch/D seems not work
  9. C

    DRC metal density issue. How to fix it?

    The fab should provide the dummy filling rule to do it automatically.
  10. C

    How to do layout of a group of capacitor around 300 please?

    You can make a cell with routing and cap, then transfer it to mosaic like what you do before.
  11. C

    How to check cdl grammar

    Hi all, Is there any way to check the fundamental grammar of cdl? Such as the match of .subckt and .end, duplicate subckt, wrong subckt pin number and so on. Because the cdl is written by hand, I don't want to find the cdl grammar error till the lvs verification.
  12. C

    Cadence Virtuoso - Unable to Save Cellview

    Hi,Abhishek, Isn't it because of the file is locked when editing layout? Cambridge

Part and Inventory Search

Back
Top