Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by calven303

  1. C

    a basic question about application of opamp

    it is OTA labelled OPA! Added after 3 minutes: i think i need feedback to get precise gain."OTAs do not need feedback !",can u explain it more?thanks a lot! regards
  2. C

    a basic question about application of opamp

    it is an OTA,although the symbol is labled OPA.because it is an OTA,the feedback network needs to be changed?and how? regards!
  3. C

    a basic question about application of opamp

    sorry,it is an OTA.i will try to add the cap,but the cap can change the dc characteristic? regards
  4. C

    a basic question about application of opamp

    the dc voltage of v2 is 0.9v.the OTA is a one stage folded-cascode opamp.doing dc analysis,the circuit can not work. regards
  5. C

    a basic question about application of opamp

    thank LvW a lot!and what you just said is corret.but why the circuit can not work,and how to resolve the problem? regards
  6. C

    a basic question about application of opamp

    the dc voltage of the input signal is 0.9,which is needed to bias the input nmos of the opamp.while the small signal maybe is sevral mv.even in this condition,there is no other solution? the dc voltage is amplified together? thanks a lot regards
  7. C

    a basic question about application of opamp

    a basic amplify circuit as follows. the needed gain is 10.the power voltage is 1.8v.when the input dc voltage is 0.9v,because the feedback factor is 1/9,the output dc voltage should be 9v,so the opamp can not work. how to resolve the problem?are there any other architechture?please introduce...
  8. C

    why PLL layout difficult compared to others

    noise is important for pll,so measures have to be taken to decrease it,such as using shielding?
  9. C

    Things to be taken care while doing IO layouts

    hello,suresh_vlsi can you explain why,especilly "All pre driver output signals has to be shielded " best regards
  10. C

    can anybody introduce a book about esd?

    hi,guys i am an analog circuit designer,which esd book is appropriate? thanks a lot
  11. C

    how much is the upper range of the capacitor on the chip

    generally,how much is the upper range of the capacitor on the chip in .18 process? best regards
  12. C

    about the current mismatch in charge pump pll

    Assuming there is no other nonideal effect except the current mismatch in charge pump,is there phase error when pll is locked?if there is,the phase error is fixed or changing?and why?thanks a lot
  13. C

    about using mathcad to build behavioral models of circuits

    Re: about using mathcad to build behavioral models of circui anybody has used mathcad to build hehavioral models of circuits
  14. C

    about using mathcad to build behavioral models of circuits

    hi guys! mathcad is used to build behavioral models of circuits frequently?in my opinion,simulink is convenient.why we still use mathcad.after all,we can only use equations to build behavioral models of circuits with mathcad.thanks a lot
  15. C

    about the harmonic coupling of the varactor in vco

    thank psmon for your reply.you mean just make use of the capacitor of the lpf,right?and several hundred pF capacitors in chip is acceptable?they take so large areaes.best regards

Part and Inventory Search

Back
Top