Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
I am using Cadence SoC Encounter tool. How to make sure that routing done using "Trial Route", "Special Route" or "Nano Route" is uni-directional on each layer ? For example, if M2 is horizontal, M3 is vertical and so on...
Also, how to check for routing shorts ?
Any comments on above...
I want to extract the routing for specific nets after doing the routing using Cadence Encounter. Which files have that information ?
Thanks in advance.
zroute astro synopsys
Hello,
What are the commercial detailed routing tools available ? I know of Cadence Nanoroute...any other tools from Cadence/Synopsys/Magma ?
Thanks. :D
Spare cells
Hello,
Any idea if which type of spare cells are common in industry: pre-defined cells (like NAND, NOR, INV etc) or gate-array type ?
Can anybody point me to the architecture of such gate-array type cells ?
Thanks.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.