Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
so....... do you mean I should leave off naming the footprint(s) of the part , then run the netlist.
please explain further:
dont place the footprints in netlist importing folder...u can place netlist and board in some other folder..after importing netlist to brd u can place that brd to...
Greetings All,
I am having trouble transferring my design from Capture CIS to Allegro PCB. Pertaining to Allegro PCB, I'm not sure if the Design path is correct (PSMpath & Padpath) because I haven't mastered the techinque of assigning the symbols (.dra file) to the drawing.
I'm fairly new to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.