Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by c_ssood

  1. C

    ATPG GLS failure

    A chain serial test is passing both the shift and capture without any violations but the parallel test is failing. What could be causing this it?
  2. C

    [SOLVED] Multi cycle path in STA

    Take the case of a multi cycle path. If the specification is 2 cycles for the setup time, why one always specifies the hold cycle time to be 1 cycle?
  3. C

    [SOLVED] What is ET checker in MBIST design?

    What is the ET checker step in MBIST design as part of DFT? Please explain clearly.
  4. C

    [SOLVED] On chip clocks for at speed testing in DFT

    Please list all the major inputs to a on chip clock generator used for generating clocks for the at speed testing of DFT.
  5. C

    [SOLVED] TESSENT MBIST Insertion

    Could some one please list the major steps in the implementation of Tessent MBIST.
See more

Part and Inventory Search

Back
Top