Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by bwktim

  1. B

    Measuring Hi-Z in the circuit level

    I'm looking for a method to measure Hi-Z (high impedance) output. As you know, the voltage level for Hi-Z is indefinite and not specific one, depending on the connected circuits with the output of Hi-Z. It's better to show me a simple example with the logic cell, having the output of high impedance.
  2. B

    Measuring Hi-Z in the circuit level

    hi-z circult When the pMOS and nMOS in the inverter are turned off, the path from VDD to Ground exists with resistances, so the output of it is in the state of "High-Z" (High Impedance) I know that both resistors in the pmos and nmos exist in the path of output. For the case of Hi-Z at the...

Part and Inventory Search

Back
Top