Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
as you can see in the attached photo, my 2 nmos are having different bulk potentials. idk how to fix this problem in my layout, it says that it is shorted, i have already added an outer layer PWELL and NWELL in both NMOS transistors.
Hi guys, i just wanna ask, what layers should i add in my NMOS Layout in order to prevent short circuit from other NMOS Devices, since these NMOS Devices have different bulk potentials.
I am using TSMC 65nm CMOS Process Technology.
I am a bit confused about these NWELL, PWELL, DNWELL, and i...
The error says that in my Schematic, i am using nch_lvt which is true, but in the layout it says that i am using nch_lvt_mac, now i am very much confused what "MAC" means. I just copied the same layers used in nch_lvt in our TSMC65nm Library but the error stays the same.
i am sorry for not stating what i did to my layout to remove previous errors, what i did is that i added some layers in my transistors.
The LVS System doesnt say what nets are merged
- - - Updated - - -
i think this is the main source of the error,
and i dont know how to fix it.
i got this error
i already triple checked my Layout, and it matches the schematic but still i got this problem. I am using Custom Compiler 65nm CMOS Tech.
Thanks for the response.
Now i am very curious of what happened when the sources of my two nmos transistors **broken link removed** are fused into 1 input, the LVS Error is Clean **broken link removed** **broken link removed**
However, whenever i use my original circuit wherein two nmos...
Hi guys, i badly need your help. i have been bothered by this error that says: "unmatched net in the layout"
i wondered whats wrong with my layout. i have done checking and tracing my schematic and layout many times, i also did relayouts many times. my layout looks like this whenever i click the...
Hi, i am currently using Synopsys Custom Compiler (65nm Tech) and i am setting up my LVS for my design and i got this error:
"Error: The job 'hercules_lvs_17' started on host 'localhost' with process id 25915 failed to start or complete successfully; the job's return code is 34. "
Can anyone...
can anyone help me how to change the background of my FPGA Based car game into Christmas themed game? the background should be like snowing, and i want to convert the car into santa's sleigh
Hi, anyone know how the highlighted circuit below acts as a Dynamic Threshold Compensator for PMOS transistors? this is implemented in 65nm CMOS technology. And, i don't understand why the source terminal of the Diode-connected transistor (NMOS) is connected to the ground. Please i really need...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
