Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by buzzsaw

  1. B

    Circuit to test out Clock Tree Synthesis Algorithm

    Hi, recently I just designed a Clock Tree Synthesis optimization method, I would like to know if there are websites where I can find open-source RTL codings of circuits in Verilog format to test out my design. Would be good if the circuit has multiple clock source
  2. B

    Clock Skew Reduction Algorithm

    Hi, I would like to know what are the popular clock skew reduction algorithm for clock tree synthesis. Thank you in advance for any inputs
  3. B

    Buffer sizing algorithm for CTS

    Hi, I looking for references on how to design a clock buffer sizing algorithm for post-CTS optimization so that I can try to design my own to be integrated into Synopsys Astro for testing. Any tips, suggestions, steps, or programming to design algorithms or reference sources will be very...

Part and Inventory Search

Back
Top