Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, recently I just designed a Clock Tree Synthesis optimization method, I would like to know if there are websites where I can find open-source RTL codings of circuits in Verilog format to test out my design. Would be good if the circuit has multiple clock source
Hi, I looking for references on how to design a clock buffer sizing algorithm for post-CTS optimization so that I can try to design my own to be integrated into Synopsys Astro for testing. Any tips, suggestions, steps, or programming to design algorithms or reference sources will be very...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.