Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by buzzerflyer

  1. B

    What is wrong with this Verilog code? Help! I am a newbie

    okay, i have put the module name module normalize (img, m, v, reset, clk, nimg); input reset, clk; input [7] img, m, v; //img = I(x,y) //m=mean //v=variance output nimg; reg [1] y, Y; parameter [1] S0=2'b00, S1=2'b01, S2=2'b10; //NS Logic and Image Normalization Submodule...
  2. B

    What is wrong with this Verilog code? Help! I am a newbie

    module (img, m, v, reset, clk, nimg); input reset, clk; input [7:0] img, m, v; //img = I(x,y) //m=mean //v=variance output nimg; reg [1:0] y, Y; parameter [1:0] S0=2'b00, S1=2'b01, S2=2'b10; //NS Logic and Image Normalization Submodule always @ (img or y) begin case (y)...
  3. B

    How do I translate this code to Verilog?

    If you cannot translate it, can you give me some TIPS on how to translate it? Image Normalization Matlab code function nimg = normalize_image(img,m0,v0) [ht,wt] = size(img); %compute mean and variances m = mean(img(:)); v = var(img(:)); gmidx =...

Part and Inventory Search

Back
Top