Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: D flip flop
Using 5 FFs will result clk/32.
It seems that without combinational logic it is impossible to divide clk by 10. To minimize combinational logic a 3-bit LFSR can be used. Also an extra TFF with enable is required.
Re: march test
There is a lot of informationabout about memory testing and especially about MARCH tests in Internet. At first you need to familiarize yourself with that background. After, if there still questions, I'm ready to answer on them
Re: Statement unreachable (Branch condition impossible to me
The fact that wr is declared as reg doesn’t mean that wr is FF. In your verilog code
the behaviour of wr is net (wire). So the code wr <= ~wr generates combinational loop, which is unacceptable in poor digital design.
Re: #delays in RTL
#delays are necessary in RTL when in projects are behavioral models of non-digital circuits, for instance memory. In memory behavioral models are setup, hold, recovery and other timing checks. The only way to provide this timing requirements is use #delay.
Re: what is the typical read/write time of ram in ASIC and F
Read and write timings of embeded SRAM depends on the following parameters
- is it High Density or High Speed ?
- technology - 18um,13um,90nm,65nm
- quantity of bits in required memory
For high speed memories clock...