Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello to all! I have wrote the polyphase filter-decimator on VHDL, decimation factor M is 6.
The testbench showed decimation, but data in the out bus is not correct. Can someone look on my code and get an advice to me how i can fix troubles in it and what is it troubles? I have attached txt...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.