Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi FvM,
Thanks for the answer. I do not have a source for the image, because I made it myself. However, I am analyzing an existing ramp generator design, where I found this topology.
Hi,
Attached is a current mirror design I am a little bit confused about. I do not know what this kind of topology is called and thus cannot find any external information.
I do understand that this is a cascade current mirror, but I don't know what are the two external transistors doing and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
