Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by boarensteinboars

  1. B

    CMOS vs ideal op-amp

    I see. So we do have to design it so that the output is normally zero, when the inputs are equal?
  2. B

    CMOS vs ideal op-amp

    No, i'm just saying if Vinp=Vinm=Vbias, where Vbias is not zero, the ideal opamp equation predicts an output of zero. However, when designing opamps this is not true. For the differential amp shown in the image I attached, the inputs are biased at Vbias, but the output is not zero. It should be...
  3. B

    CMOS vs ideal op-amp

    What I'm trying to say is when designing op-amp circuits we use the formula: Vout=Aol(Vinp-Vinm) where Vout, Vinp and Vinm. When designing a single-ended differential amplifier at the transistor level, we bias both inputs to the same DC level. If the above formula was correct, the output...
  4. B

    CMOS vs ideal op-amp

    When we design an op-amp at the transistor level (CMOS), both inputs of the op-amp are biased at the same DC level. The output DC level, however, is not zero. The output is a certain level between Vdd and Vss. What the op-amp really does is it amplifies the difference of changes in the + and -...

Part and Inventory Search

Back
Top