Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by bmwin

  1. B

    Questions about Opamp and Cadence Virtuoso ADE

    Hello, I'm designing an Opamp in 0.18u process using Cadence 5141. I have some questions, can everybody help me please: First, about the supply voltage: my opamp have the supply voltage of +/- 1.8V. Is this too small in Opamp design or it is acceptable? Because I know that the typical value...
  2. B

    CMOS logic gates and digital circuits in 0.18u process

    Thank u, evilguy. I want to design mixed signal. An 8-bits integrating (dual-slope) A/D converter. In this design, there are analog parts (integrator, comparator, bandgap voltage reference) and digital parts (counter, latch, register, switch,...) I'll try your way 'cause it's really difficult...
  3. B

    CMOS logic gates and digital circuits in 0.18u process

    to raduga_in: I have read your document and have found some books such as: CMOS Logic circuit design [John P.Uyemura, Springer]... It's really complicated to design multi stage digital circuit in CMOS process. I'm just starting with analog design and I don't have so much time for this...
  4. B

    CMOS logic gates and digital circuits in 0.18u process

    cmos logic I'm using General PDK, but unfortunately it's don't have digital standard cells. I hope that everyone will give me some other advices. Thanks alot.
  5. B

    CMOS logic gates and digital circuits in 0.18u process

    minimum size inverter for 0.18u cmos process Hello, In my design there is the Digital control part, so I want to ask about digital design in CMOS 0.18u process. I'm now using Cadence 5141. How about the W and L when we design logic gates such as: inverter, NAND2, NAND3, NOR, XNOR,... and...
  6. B

    Problem with Cadence Virtuoso Analog design environment.

    cadence cannot initialize wavescan Sorry that I come back too late. I have solved this problem by chosing the default plotter (AWD). -- To chose AWD: in the Virtuoso ADE window, chose Session/ Options/ Defaults and Apply. Then everything very well. My simulation have good result. Thank you...
  7. B

    Problem with Cadence Virtuoso Analog design environment.

    unable to initialize wavescan Hello, When I run the simulation of a current mirror, it's take error and this message appears in CIW: *Error* Unable to initialize WaveScan. Please exit work-bench and try again. *Error* Unable to establish connection with WaveScan. Please exit and re-start...
  8. B

    How to make an electromagnetic wave using IC?

    Can you tell me how to make Electromagnetic wave using IC. Thanks very much and good luck.
  9. B

    How can I specify the B C E pin of a pnp or npn transistor?

    Hi everybody, I have a question for you. How can I specify which is the B C E pin of a pnp or npn Transistor, just using a simple VOM?
See more

Part and Inventory Search

Back
Top