Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All, I would like to seek expertise on die capacitance extraction area.
My understanding about on die parasitic capacitance is it includes metal grid capacitance as well as device capacitance from transistor. (pls correct me if i am wrong)
Question:-
for the metal grid capacitance, it can...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
