Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
How much current? What input power is available? The 7805 requires at least 7 volts in to regulate to 5 volts, so we know you need at least that. How about just using a 9 volt battery?
I would have thought you would get a multiple driver warning, but we can't see all of the code. Your problem is you are writing this as software. A FOR loop doesn't loop like software, it's a shortcut for typing. Search for "VHDL FOR LOOPS" and you will find many examples of how to use them. To...
See here
It looks like an issue when using differential pair routing. It was fixed in 18.1.6. At least upgrade to the highest ver. 18 that you can. Altium just announced release of Ver. 20.
How about something like this: https://www.onsemi.com/pub/Collateral/NC7SZ157-D.PDF
Looking at the datasheet, the switching thresholds are 0.7 for H and 0.3 for L, so as long as your input levels can swing beyond those points it should work.
This has an overview of levels: https://www.ti.com/lit/an/slla120/slla120.pdf
This data sheet has a table of thresholds and levels: https://media.digikey.com/pdf/Data%20Sheets/SiTime%20PDFs/SIT9102A.pdf
The 104 is a 100nF / 0.1uF. The caps are typically marked with the first two digits significant and the third digit indicates # of 0's to follow.
The L62 may be a lot # / date code for a manufacturer or some other parameter info coded by the manufacturer.
Re: FPGA Kit Recommendation
From your attached report, you had already selected a device otherwise it could not have know the percentages. What was that one? Once you find that you can then see what is offered in that family. The info in the table is only relevant to the same family of parts.
Xilinx's ISE webpack or some other stand-alone tool has a tool for converting ABEL to VHDL (and probably Verilog). It just happens that I used it for a Lattice CPLD as well. It flagged hardware specific things that weren't generic (in my case I think they used dedicated shift registers, it's...
Normally the motion senor is connected to an alarm panel that will respond to the temporary activation of the relay and latch the alarm. It seems like the OP is looking to avoid the panel entirely and trigger something for longer than the motion activity. A delay relay might fit the bill here.
Since you have checked the voltages I'll ask the most obvious question - are you calling out the right part / using the correct bsdl file? The part where it asks if version 0101 is supported could be an out of date bsdl file vs. the programming software. Try downloading the latest bsdl file from...
Have you tried checking the signals to the servo with a scope to see if they are there? Are you using the correct pins on the header?
Also, search for info on using clock enables with one clock (or few clocks) instead of dividing clocks and trying to use those (your "temporal" signal). The...
Are you providing the Common connection on the isolated bus side? That would be the GND2 in your schematic. On the non-isolated version you are likely picking it through other means. When you try the isolated version, if that's not there you have no common mode reference point.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
