Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello baby_1,
the answer normally takes a few pages in textbooks (e.g. Ashburn).
A summary, so that you can look up the correct pages:
- At medium currents (what is medium depends on the transistor active area) hFE (DC current gain) is a roughly constant and given just by construction...
Hi Grittin,
when a voltage VBE is applied by a lowohmic voltage source, then minority carrier concentrations on both sides of the BE junction are increased which gives rise to minority carrier gradients in base and emitter.
npn BJTs are built in such a way that electron gradient in base is...
There are reasons why Class A yields the highest linearity.
Class A current is where fT curve is flat, respectively has its peak.
If in datasheets gain would be plotted linearly rather than on a logarithmic scale one would see that gain peaks where fT peaks. So gain is also flat at Class A...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
