Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
HI, it's an IC interview question, can anyone give me a perfect answer?
When your design's setup time is not enough, what will you do?
How to design a 5.5 frequency divder with some simple CMOS transistors?
algoritm booth hardware
my problem is:
1. can anyone help to convert this VHDL to verilog2001?
2. how to design a parameterized Booth based multiplier with Wallace tree?
3. what is the performance of Booth multiplier compared with synopsys DW lib's
I do not use sv to process my text file; I just use it read the vector from the file and feed the vector to the testbenches or DUT.
The reason why I need a sv class here is the class can be easily reused and called.