Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
fix setup and hold violation
Hi friends
i am working on virtex 2vpro,
i have setup violation in my design , how to fix setup and hold violation, like how to add buf in path.
please give me tips used to fix the violation
Regards
bdu_vlsi
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.