Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have draw a model of a FET with a silicon layer, bulk oxide, metal, etc. In addition, I have drawn wires which run to contact pads which connect to the source, drain, and gate of the FET. I have excited this model with an incident plane wave of say, 1 V/m.
I am trying to find a way to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
