Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by batibot323

  1. B

    [SOLVED] NMOS Discharging a Capacitor

    Please take a look at this test schematic: I'm doing DC Analysis on the transistor to the left and transient analysis on the transistor to the right. I have fixed Vg to 1V and varies Vdd from 0 to 1V for DC analysis and used a 1pF capacitor with an initial condition of 1V. Why is it that...
  2. B

    Master Slave Transmission Gate Flip Flop Analysis

    How does one analyze and size each inverter and transmission gate in a Master Slave Transmission Gate Flip Flop? Here is the schematic:
  3. B

    Varying VDD in Three-Stage Amplifier (Large Signal Analysis)

    I need help in doing a large signal analysis on a three-stage amplifier: The first stage or what I'd call the threshold detector turns on when Vin or the voltage supply exceeds the transistor threshold voltage. For now, I'm only assuming a simple model wherein my transistor is either on or...
  4. B

    propagation delay with voltage swing

    Wouldn't the propagation delay increase (circuit gets slower) as the input voltage is decreased? You can lower your voltage level up to 800mV just to be sure that you still operate above the threshold voltage of the transistors.

Part and Inventory Search

Back
Top