Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
What happened if we use blocking assignment in sequential circuit like flip-flop?
I mean is following code correct or not?
module dff (q, qn, d, clk);
input d, clk;
output q, qn;
reg q, qn;
always @(posedge clk)
begin
q = d;
qn = ~d;
end
endmodule
Also please suggest me any document from where I can read whole connection of RV32I processor with memory or implementation so I can understand. Thankyou
Basically I am given a project to design a processor so I choose RV32I pipelined processor with base integer instruction set only. I studied specification of RV32I and now I want to connect processor with memory through AHB interface. I want to know that how to connect my processor with memory...
Hi , I want to connect RV32I processor with memory through AHB interface. Kindly tell me how to connect and what will be clock frequency required for it?
I wanted to ask that how RISC-V deal with arithmetic overflow? As there is no flag register in risc-v. I have seen all CSRs in RISC V but they are machine, supervisor and user level. how i add register or mechanism for arithmetic overflow?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
