Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
u r requirement is from matlab u want to dump in to fpga....but i don't think throught xps u can dump...but u can through xilinx ise...i have done once.u have to design blocks in simulink later u need xilinx system generator which converts u r design in to verilog to vhdl code copy that code...
dude this is simple 32x8 fifo i think this will help u
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity fifo is
port (
clk: in STD_LOGIC;
rst: in STD_LOGIC;
enr: in STD_LOGIC;
enw: in STD_LOGIC;
datain: in...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
