Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ns2 trace packet type exp cbr
Hi
I am doing project on NS2. I have got stuck. I am generating two different type of traffic sources at a node(n0). Source 1 (CBR Traffic) has destination node(n1) and source 2 (Exp Traffic) has destination node(n2). I am monitoring queue at node n0 using...
Can anybody help me out with RF Design Engineer.
1. What is their job about??
2. What are the fields they are expert in??
3. What type of courses they study??
4. What are its job prospects??
Waiting for reply
constraint length is the no. of regs in your encoder.take this exp, constraint length of 9 corresponds to
inputbit+8 regs.
check tutorial on www.complextoreal.com
xst:1336 more than 100% resources used.
i have designed wcdma transceiver.now, in last step i get this warning.what should i do.it is referring to the multpliers.
individual modules are using less than 100% resources but when combined into final module, the individual resources det summed up...
hi,
i need verilog code for viterbi decoder. data has been encoded with convolutional encoder of rate 1/3 and constraint span of 9. its urgent plz.........
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.