Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have used the model provided by karsten2005 to define the ram, ramx. I can synthesize the design.. but still doesn't work. From what i've been reading i need to have some timing constraints but i don't how to do that.. also i'm having some problems with loading the rom with compatible hex...
I'm trying to implement writing, reading and get id from a flash prom (SPARTAN 3) using 8051.
If anybody can give me a few hints I appreciate it. I'm a newbie to xilinx and this is driving me nuts. I tried using oregano's 8051 but I got stuck when implementing the memories. I have to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
