Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
PAD's cap depends on PAD and the ESD buffer which is connected inside,and as I know,for 0.35um,PAD Cap is about 3~5pF(based on the ESD Circuits' size).
And voltage on the PAD also infulence the CAP's value,so it is not fixed.
Hope to help you a little.
It's a based BJT amplifier,which R1&R2 provide the bias voltage to ensure the input without any distortion,and the gain is about beta+1,beta is the npn transistor's parameter.
About ESD and I/O design
Hi,Dr.Prof
I am interested about ESD and I/O design also,but
now I can not find the "Free Mirror" link as you said.
I'm beginner so have not enough points.
Who can help me ?
Best regards
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
