Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
thanks Vikas for your help,
if i understood correctly (according to your answer + some search in inetrnet), when RTL design is ready, it's the functional verification (static + dynamic) which is done at first to ba sure that rtl match correcty with spec, whereas when doing synthese and post...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
