Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
how do we lay out a capacitor?
If you are using Cadence layout, use a square M2, then a smaller square of "res_id" and then use the same size "M1" , then extract to check the capacitor. The better way of capacitor design is centroid layout method.
if you are going to use this in a circuit and the accuracy of the current source depends on the circuit performance, I would advise to use a supply independent current mirror. This current source can also used in circuit biasing. Read Chap 11-Razavi ( Design of Analog CMOS Integrated Circuits )...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
