Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by avelyn94

  1. A

    How does march algorithm (rx,...,w/x) detect address decoder fault?

    hi SunnySkyguy thank you for replying but lets take MARCH++ algorithm as an example M0(w0); M1(r0,w1); M2(r1,w0,r0); during M1 it will read 0 then write 1 but how will it detect when it read 0 first only write 1?
  2. A

    How does march algorithm (rx,...,w/x) detect address decoder fault?

    Hi guys, i search the web and know that in order to test memory address decoder fault, the March test should contain the two following march elements (rx, … , wx) (rx, … , w/x). May i ask how does those march elements detect address decoder fault by read x and write /x to the memory?
  3. A

    how to detect single port memory address decoder fault?

    do i need to consider row and column address or only column address for address decoder fault?
  4. A

    how to detect single port memory address decoder fault?

    here is the image
  5. A

    how to detect single port memory address decoder fault?

    Hi guys, does anyone know how to detect address decoder fault as shown in picture below?
See more

Part and Inventory Search

Back
Top