Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by AtticusWang

  1. A

    help me with accurate phase control of LO

    Thank you. Actually these LOs are used in an active mixer, and LO buffer needed to drive the switch transistors with a parasitic cap of several hundreds fF. There would be phase shift because of the load cap.
  2. A

    help me with accurate phase control of LO

    There are two LO signals in my mixer design. One frequency is 2.5G, the other is 5G. Now I need to control the phase of of both LO signals: when the 2.5GHz signal(sine wave) is crossing the zero point, the 5GHz signal is at its lowest point. I have tried to use LO buffers(inverter chain)to set...
  3. A

    A question about activer mixer

    I am wondering why textbooks tell that the switch transistors operates between cutoff and active region in an active mixer(Gilbert Cell). Since the four switch transistors performs as switches, can they work between cutoff and triode region instead? what is the difference? I see switch...
  4. A

    [HELP!] passive mixer with spectreRF simulation problem

    and you also need to choose very large harmonics of the LO in the PSS table. Because large harmonics are more likely to approach a square wave signal.
  5. A

    help: about simulation of an upconverter mixer

    I'd like to test the output noise of a mixer and the output power. The specs are as follows: Noise:-160dBc/Hz@40MHz offset max output power: 2dBm My question is, what is the load of the mixer when I am doing the simulation? should I add a DA(driver amplifer) when testing? but all the specs are...
  6. A

    designing an integrator

    LvW: Excuse me, maybe you are confused by my mentioning of integrator and low pass filter. I want to design a low pass filter with -3dB frequency of 2MHz, and this is the major specification. I use a VCCS in paralle with R||C + VCVS(as a buffer) as a macro opamp model. Now my question...
  7. A

    designing an integrator

    I wanna design an active RC integrator with a fully differential opamp. The -3dB cutoff frequency is 2MHz. Now I need to determine the DC gain and GBW of the Opamp. My point: I use an ideal opamp model -VCCS parralle with a output resistor and capacitor - by aultering the gain and GBW of the...
  8. A

    Cascoded Vs Gain Boosting

    the output resistance of gain boosting is ro larger than cascoded amp; negative feedback introduced in the gain boosting topology, and I doubt whether this will improve the stability...
See more

Part and Inventory Search

Back
Top