Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by atemnik

  1. A

    full adder code in vhdl programming

    Can you compile your code and post a screenshot? Thanks.
  2. A

    full adder code in vhdl programming

    in arch... don't forget to declare that 's' and 'cout' of yours.
  3. A

    full adder code in vhdl programming

    Right... Did you compile your "code" for "real VHDL development" ? LOL
  4. A

    full adder code in vhdl programming

    LIBRARY IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; ----------------------------------------------------------------- entity fulladder is port( a, b, cin : in STD_LOGIC; sum, cout : out STD_LOGIC ); end fulladder...
See more

Part and Inventory Search

Back
Top