Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
virtuoso hotnwell
the hot nwell error is due to the "layers " that you have been determine for the pins.
Offcourse the nwell must connected to the vdd! but the rectangle of the pin vdd! must be on METALx pn and the text(vdd!) must be on PIN (Mx) where x= the metal that you want to use.
This at...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
