Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by ashwin975

  1. A

    DDR4 VCC as reference Plane?

    I will refer a section alone, please let me know.
  2. A

    DDR4 VCC as reference Plane?

    It’s the JEDEC standard for the DIMM.. you can see in all the DIMM
  3. A

    DDR4 VCC as reference Plane?

    In DDR4 VCC is given as reference for the address and Ground is Given for Data? Why it is given as like this? Why can't we give inversely?
  4. A

    Vih(ac) and Vih(dc) level

    What is Vih(ac) and Vih(dc) level in DDR4 ? Because we are only using the dc here either logic low or logic high?
  5. A

    Why DDR3\4, DM is not used in READ operation? I can see how its works on Write but not on read

    Why DDR3\4, DM is not used in READ operation? I can see how its works on Write but not on read.
See more

Part and Inventory Search

Back
Top