Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
If I have 6 bit LVDS controller board with 3 lane of data and 1 clock line. LCD that I have has 4 lane of data and one clock lane. Can I just skip the last data lane when connecting the driver board to the LCD. From the datasheet of the LCD board, the last lane is encoded data for...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
