Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Ashokb431

  1. A

    What are different types of ENDCAP cells in VLSI and what is the actual difference between them?

    Thank you for answering my question Now I am clear about this.
  2. A

    Physical Design Engineer

    Physical Design Engineer
  3. A

    What are different types of ENDCAP cells in VLSI and what is the actual difference between them?

    Hi Everyone, I want to know what are different types of ENDCAP cells available in Physical Design and what is the actual difference between them? Thank you.
  4. A

    soft vs buffer only placement blockages

    Generally for soft blockages there is no flexibility to mention blocked percentage of cells, but for allow_buffer_only placement blockages there is a flexibility to mention the percentage of cells like if we mention 70% as -blocked_percentage, then buffer and inverters will occupy 30%.
  5. A

    Static Timing analysis

    okay thank you for your response but my confusion is whether LEF file is compulsory for STA Analysis after PostRoute Stage or not?
  6. A

    clock tree synthesis in ICC2

    while I am running CTS (clock_opt -from build_clock -to build_clcok), in the log file i am getting like this. but those target skew values i already mentioned in the clock specification file with some other different values like this. i.e., in log file i am getting target skew value as 0.75...
  7. A

    static timing analysis

    No my question is whether both the terms generic STA and STA are same or different?
  8. A

    static timing analysis

    Hi, what is generic STA flow?
  9. A

    master clock and generated clock constraints

    Hi, I've few doubts on SDC Commands 1. Is it possible to generate generated clock without having master clock? 2. If yes how to give the constraints to the generated clock and if we're giving constraints to generated clock, then whether these constraints are scaled for master clock?
  10. A

    [SOLVED] Total net routing length

    okay if you want script I will send. foreach_in_collection a [get_nets] { set netname [get_object_name $a] set netlength [get_attribute [get_nets $netname] dr_length] puts "the length of the net:$netname is:$netlength" }
  11. A

    [SOLVED] Total net routing length

    select the net which you to find then use the command like [get_attribute [get_nets net_name] dr_length] or [get_attribute [get_nets get_selection] dr_length]
  12. A

    END Cap cells in the design

    Hi, for example, if we missed to place the End Cap cells in your design, then what kind of violations it will show and where that violations can be caught i.e., in which stage and which check we need to do to find such kind of violations?
  13. A

    StarRC Extraction

    Hi, To generate SPEF file using StarRC, whether DEF file is required or not? If required why we need DEF file for generation of SPEF file?
  14. A

    Transistors in D Flip -Flop

    Hi All, How many transistors are required for a single bit D Flip-Flop? How many transistors are required for a 2bit D Flip-Flop? and what is the difference between single bit and multiple bit Flip-Flop?
  15. A

    Calculation of CRPR

    How to calculate CRPR in Half Cycle Path and is there any difference between the CRPR value which we calculated in Full Cycle and the CRPR which we calculated in Half Cycle?
See more

Part and Inventory Search

Back
Top