Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Network on chip for MAC operations in an FPGA
Hi all, i am doing a project on network on chip to interconnect multiplier accumulator operations in Spartan 3A DSP FPGA.. Will torus topology do??? How can NoCs be verified???
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
