Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Ash93

  1. A

    Lvt cells along the critical path

    Re: Lvt cells along critical path Can you please tell me on how to specify two libraries at once? Do I have to change it in the synopsys_dc.setup file, I just started working with Synopsys so can you please give some details about it.
  2. A

    Lvt cells along the critical path

    Re: Lvt cells along critical path I did the two-pass sythesis method and loaded the lvt library first and a hvt library later. This gave me just the switching power with a value and the remaining power values were 0.
  3. A

    Lvt cells along the critical path

    Re: Lvt cells along critical path How to do so? I could only manage to use hvt and lvt cells for my design in 90nm technology. I am not able to figure out on how to specify to the synopsys compiler that it needs to use lvt on critical path and hvt elsewhere. Can you suggest something?
  4. A

    Lvt cells along the critical path

    Lvt cells along critical path How to use lvt cells along critical path and hvt cells everywhere else in 90nm technology
  5. A

    How to use lowVT and high Vt in 45nm technology

    In 90nm I could find a folder specifying these cells but I couldn't find the same in 45nm, can you please tell me where are their locations or how I can use them.
  6. A

    How to use lowVT and high Vt in 45nm technology

    Do we have tutorials for high VT and low Vt in 45nm. I searched through all the files possible but couldn't find anything on the implementation. Can anyone help me, please?

Part and Inventory Search

Back
Top