Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello rberek sir ,
thanks ....I will use that portion as u say .....
I am not verymuch familiar with verilog and this algorithm CORDIC ....
so I will try and post the modified code again .....
pls verify that too
this is my coding for generating sine and cosine function by using CORDIC algorithm....
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 12:15:05 08/25/2013
// Design Name:
// Module Name...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.