Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I want to create a 1KB SRAM. I made my 1 bit cell SRAM using sub-circuit.
Now I'm looking for a command to help me make an array of this 1 bit cell. is there any way to make a loop in HSPICE such as "for" in programming languages?
Best Regards
Hi
I'm trying to use A-verilog model for CNTFET. below is my code for a simple inverter:
******************************************************************************************
.options POST=2
.options AUTOSTOP
.options INGOLD=2 DCON=1
.options GSHUNT=1e-12 RMIN=1e-15
.options ABSTOL=1e-5...
I want to start a simulation with Verilog BSIM-CMG 110 but when I run example codes of the model I get an error " *pvaE* Please invoke hspice script instead of binary. "
How can I solve this problem?
thanks all
Hi,
I use HSPICE 2008 and cosmos scope 4 - 2015 and when I want to see plot file of my simulation, I receive an error, while It got "job concluded" in .lis file and be able to run in "avanvawes".
How can I solve it?
Best Regards
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.