Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have a problem when i use signal integrity for my project
i don't know how to create signal integrity models. i don't understand about filetype.ibis . And if i wrong when i create signal integrity models, what's happen whit result the signal integrity?
Thanks a lot
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.