Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
sir,
i m working on a verilog code for veterbi decoder....were i am facing some problem in assigning some statement ie say assign qbar1<= ~q1; this is generating some error statement in xilings software...can u please suggest me how to define some values in a variable.....
p.s: i dont...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
