Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In PLL IC, how can we check VCO stand alone phase noise? Yes, we are checking with external clock to see performance. Also, since clock is a square wave, we are seeing odd harmonics in frequency domain. Are these affecting the performance or these are obvious?
Actually, in our design, we have a mixer in which LO has range from -6 to 6 dB to obtain perfect IF at output. LO is driven by PLL after passing few blocks including LPF and gain block. We are able to achieve power levels in this range, but EVM at IF is bad (around 30%). Once LO is directly...
Hi,
We are using mixer in our design in which LO is driven by PLL that is taking reference clock of 48 MHz on board. The phase noise of PLL is degrading the EVM of the system.
With external LO frequency from VSG improves the EVM as phase noise of VSG is clean.
Please advise, what can be the...
Thanks for your reply.
CGH40010F- Cree transistor
What size of Via I should use to reduce the error in terms of efficiency?
- - - Updated - - -
Thank you for your reply.
I am attaching the screenshot of my design. Should I place these Vias in parallel?
I checked the datasheet of the Cree...
Hello,
I am designing a PA using Cree transistor.
When I am doing EM simulation, after optimization of full PA ( EM model), I am getting PAE of 67%. Then, I observed that I have ideal ground in EM simulation at the source of the transistor. When I replaced it with Via ground, after...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
