Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Anonymous98

  1. A

    How to read a single 64bit value in 2 clock cycles in verilog

    I want to read a 64bit input in 2 clock cycles. i.e. 32bit in 1 clock cycle and the remaining 32bits in 2nd clock cycle. the 32bit is divided into 8bit which serve as input for 4x1 Mux. So 32bit is being read using Mux. But how to read a whole value in 2 clock cycles can someone guide me with it...

Part and Inventory Search

Back
Top