Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
can u help me with this ques...
Data is coming at a rate of 600mhz and is transmitted at 150mhz.Calculate the size of the FIFO required to avoid the overflow if 200 data bits are coming at a time and no data is received until the previous data is completely transmitted?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
