Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by anitta

  1. A

    Spare cell allocation in memory repair

    For BUILT IN SELF REPAIR spare cells are allocated in two ways: with in the main memory and external to the memory. Which one is a better solution
  2. A

    RTL encoding in in cadence virtusco

    why global variables and netlist files are not generated in cadence virtusco using RTL encoding?
See more

Part and Inventory Search

Back
Top