Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by anilkumar111

  1. A

    I have wriiten my 64 outputs into block ram. Now i need show these 64 outputs...

    I have wriiten my 64 outputs into block ram. Now i need show these 64 outputs on the kit( virtx 2 pro ) for synthesis. is it possible to use chipscope pro to see the internal(intermediate) nodes? or can i use uart for this? can u send me code for uart ( that reads from block ram)?
  2. A

    how to display 8 decimal(each with 4 digit) numbers using the FPGA....?

    but can i display 8 outputs at a time parallely........?
  3. A

    how to display 8 decimal(each with 4 digit) numbers using the FPGA....?

    how to display 8 decimal(each with 4 digit) numbers using the FPGA.... wich one is the best interfacing technique, to display these 8 decimal numbers (each 4 digit)......? These 8 ouputs are parallel ouputs generated after simulation...... which one is the best to show those outputs on fpga...

Part and Inventory Search

Back
Top