Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by andy_freak

  1. A

    [Interview] Low Power Design Methodologies

    2) Once a clock to the flop is gated, is the 'Enable' signal to the FF still required (I understood it does, but I cannot understand why You don't need an enable signal going to the FF if the enable signal is used to gate the clock unless, 1) The enable signal is used for both the purposes, to...
  2. A

    Question about Conformal Logic Equivalency Check

    Thanks a lot guys for your response.
  3. A

    Question about Conformal Logic Equivalency Check

    Hello, I have recently started working on Logic Equivalency Check. I am using Conformal. I have some questions regarding it. What does it mean when they say "mapping key points". I understand the term key points, but am confused what they mean when they say mapping key points. What are...
See more

Part and Inventory Search

Back
Top