Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
This really is amazing work.
How exactly did you do the MMIO sniffing to find out how to load a firmware for the Xtensa CPU?
And I assume the register layout in the Xtensa CPU is the same as for the PCIe interface?
Is your code available somwhere? I would be really interested to play with it!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
