Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
I was reading through compensation methods for 2 stage CMOS op-amps which include 3 methods:
1. Nulling resistor
2. Put Source follower with Miller Cap
3. Common Gate with Miller Cap (aka Ahuja Compensation https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1052012)
My question is...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
